
IO109
High-resolution 24-bit sigma-delta analog module with 12 differential analog input channels
This I/O module is a high-end low-noise analog module with a very high input resolution of 24-bit. Each analog input channel is equipped with its own dedicated DC-coupled Sigma-Delta A/D converter for sample rates up to 200kSamples/s. The oversampling factor is up to 128. Each converter integrates a 2-pole lowpass analog filter with software selectable cut-off frequency of either 40kHz or 270kHz. The signal-to-noise ratio is up to 93dB.
Select this I/O module for precision voltage measurements, acquisition of audio signals, and other high dynamic-range signal measurements. Several IO109 can be synchronized to form a high channel count high-resolution A/D subsystem. Synchronization can also be accomplished with analog output modules like the IO107 and IO108 to form a phase-locked I/O subsystem say for audio applications.
Each IO109 I/O module comes with xPC Target driver blocks and Simulink test models, an external shielded 68-pin I/O cable and a terminal board for easy access of all physical I/O signals, and comprehensive documentation.
For audio applications Speedgoat furthermore developed the IO109-XLR-Panel option replacing the cable and terminal board.
This I/O module in the PMC form factor and can be used in any Speedgoat real-time target machine with the exception of the Classic real-time target machine.
Highlights
Analog inputs
- 12 differential channels, simultaneous sampling, dedicated Sigma-Delta A/D converter per channel
- 24-bit resolution
- Up to 200kSamples/s
- Selectable ±10V, ±5V, ±2.5V voltage range (software-selectable)
- Inherent anti-aliasing filtering
- Up to 93dB signal-to-noise ratio
- Inter-module synchronization and synchronization with analog output modules
- Auto-calibration of entire analog input section
- xPC Target analog input and frame input driver block
Additional information
Customer quote
"Up and running in less than a day!"
Darren Hartman,
HUSCO International
News
New I/O Expansion chassis with six additional PCI slots
(03-May-2010) Read more
New Quadrature Decoding FPGA code module complementing the PWM and CAP FPGA code modules
(27-Apr-2010)
Read more
New SPI and I2C FPGA-based configurable protocol support
(12-April-2010)
Read more
New Education real-time target machine for mechatronic designs
(01-Mar-2010)
Read more
Raw Ethernet, UDP, J1939, Arinc 429, MIL-STD-1553, Shared Memory, LVDT/ RVDT, and Synchro/ Resolver support (01-Jan-2010) Read more
xPC Target dual core and highest CPU clockrate support (3.33GHz) (04-Sep-2009) Read more
Newsletter subscription