IO112 data sheet
| Summary |
| High-resolution 18-bit simultaneous sampling analog input I/O module with 4, 8, 16, or 32 differential channels. Delivery includes Speedgoat driver blocks for Simulink/xPC Target, I/O cable, and terminal board. |
| Physical | Description |
| Form factor | PMC |
| Mechanical Characteristics |
Height: 13.5 mm (0.53 in) Depth: 143.75mm (5.66 in) Width: 74.0 mm (2.91 in) |
| PCI bus | 32-bit, 66/33MHz, Revision 2.3 of PMC/PCI specification |
| Power requirements | +5VDC: 1.5 Amps maximum, 1.3 Amps typical |
| Environmental | Description |
| Operating temperature | 0 to 65°C (extended temperature option: -40°C to +80°C) |
| Relative humidity | 0 to 80%, non-condensing (operating) |
| EMI | Integral |
| Analog inputs | Description |
| Number of inputs | 4, 8, 16, or 32 (order options) |
| Resolution | 18-bit |
| Sampling mode | Simultaneous (dedicated SAR ADC) |
| Input types | True differential high-impedance minimizing system interference |
| Sample range | 0 to 1,000,000 samples per second, all channels simultaneously |
| Input signal type | Voltage (non-isolated) |
| Voltage ranges (software selectable) |
±10V or ±5V. Low set option (order option): ±2.5V or ±1.25V |
| DC accuracy |
Maximum composite error after autocalibration (standard): ±10V range: ± 0.4mV (zero-input), ± 0.9mV (fullscale) ±5V range: ± 0.3mV (zero-input), ± 0.6mV (fullscale) Low range (order option) ±2.5V range: ± 0.2mV (zero-input), ± 0.5mV (fullscale) ±1.25V range: ± 0.2mV (zero-input), ± 0.4mV (fullscale) |
| Input impedance | 2 Megaohms typical, 1 Megaohm line-ground |
| Bias current | 100 nA maximum |
| Crosstalk rejection | 85dB, DC-100kHz |
| Overvoltage protection | ± 30V with power applied, ±15V with power removed |
| Integral nonlinearity | ±0.0015 percent FSR (fullscale range) |
| Differential nonlinearity | ±0.0008 percent FSR (fullscale range) |
| Sample Clock and Sync (trigger) sources | Two internal rate generators or external hardware clock and synch I/O for multiboard operation or software clock. |
| Rate generators | Programmable from 1,000,000Hz down to 0.01Hz when cascaded. Each generator divides the local master clock through a 16-bit counter. Standard master clock frequency is 26,000 MHz. |
Customer quote
"Up and running in less than a day!"
Darren Hartman,
HUSCO International
News
Automatic HDL code generation for Speedgoat's FPGA-based I/O modules for Real-Time Simulation and Testing on FPGAs
(08-April-2011) Read more
Performance real-time target machine now supports i5 multi-core CPUs with clock rates up to 3.6GHz
(08-April-2011) Read more
Mobile real-time target machine now supports dual-core CPUs with clock rates up 2.16GHz
(14-March-2011) Read more
New 18-bit analog input I/O module with up to 32 channels
(03-January-2011) Read more
MathWorks and Speedgoat launch xPC Target Turnkey solution(25-August-2010) Read more
Newsletter subscription