IO314 data sheet
| Summary |
| Configurable FPGA-based pulse train I/O module with 32 LVDS I/O lines and Xilinx Virtex-II chip with 24k logic cells. Delivery includes Speedgoat drivers for xPC Target, I/O cable, and terminal board. |
| Physical | Description |
| Form factor | PMC |
| PCI bus | 32-bit, 33MHz |
| Power consumption | 7.5W, maximal |
| Environmental | Description |
| Operating temperature | 0°C to +70°C (extended temperature version: -40ºC to +85ºC) |
| Relative humidity | 5 to 95%, non-condensing |
| FPGA | Description |
| FPGA chip | Xilinx Virtex-II |
| No. of logic cells available | 24,192 |
|
Digital |
Description |
| Transceiver type | LVDS |
| Number of I/O lines | 32 |
| Direction | I/O lines individually programmable as inputs or outputs |
| LVDS driver output voltage with 50Ohm load | 480mV minimum, 650mV maximum |
| Common mode output voltage | 1.2V maximum |
| LVDS input threshold voltage | -50mV minimum to +50mV maximum |
| Input hysteresis | 25mV typical |
| LVDS standards | Meets or exceeds the LVDS standard TIA/EIA-644. Also meets or exceeds the M-LVDS standard TIA/EIA-899 for Multipoint Data Interchange. |
| Termination resistors | Non-removable 100Ohm termination resistor is in place for each of the 32 LVDS I/O lines. |
Customer quote
"Up and running in less than a day!"
Darren Hartman,
HUSCO International
News
Automatic HDL code generation for Speedgoat's FPGA-based I/O modules for Real-Time Simulation and Testing on FPGAs
(08-April-2011) Read more
Performance real-time target machine now supports i5 multi-core CPUs with clock rates up to 3.6GHz
(08-April-2011) Read more
Mobile real-time target machine now supports dual-core CPUs with clock rates up 2.16GHz
(14-March-2011) Read more
New 18-bit analog input I/O module with up to 32 channels
(03-January-2011) Read more
MathWorks and Speedgoat launch xPC Target Turnkey solution(25-August-2010) Read more
Newsletter subscription