IO401
Flexible 6-channel 32-bit counter I/O module for quadrature and SSI decoding
This I/O module provides 6 individually selectable channels of 32-bit counters to connect incremental and absolute encoder sensors.
In the case of incremental encoders quadrature decoding (1x, 2x, 4x) is used to acquire the position and deal with Index information. In the case of absolute encoders the Standard SSI (Synchronous Serial Interface) protocol is used to acquire the position.
All channels are isolated and work with encoders which either have a TTL or a RS422 (differential) signal interface. The included xPC Target driver blockset allows reading channels (positions) indidually at different sample times or combined (simultaneously latched).
In case you also require other pulse train functionality such as for PWM or capture please do also have a look at our FPGA-based 3xx series I/O modules and the QAD FPGA Code Module.
Each IO401 I/O module comes with xPC Target driver blocks and Simulink test models, an external shielded 68-pin I/O cable and a terminal board for easy access of all physical I/O signals, and comprehensive documentation.
This I/O module in the PMC form factor and can be used in any Speedgoat real-time target machine with the exception of the Classic real-time target machine.
Highlights
General
- 6 isolated channels
- Quadrature or SSI decoding, individually selectable per channel
- 32-bit deep counter
- Supports encoders with TTL (single-ended) or RS422 (differential) signal interface, selectable individually by on-module DIP-switches
- Driver blockset support individual or combined (latched) reads
Quadrature decoding
- 1x, 2x, and 4x quadrature mode for incremental encoders
- Software-selectable signal (A, B, Index) polarity
- 5MHz maximum A/B input frequency
- Reference (Index) preload and initialize functions
SSI decoding
- Supports Standard SSI protocol for absolute encoders
- Supports single-turn and multi-turn encoders with data word lengths of up to 32 bits
- Controller mode where SSI channel creates clock pulses of 1µ to 15µs in steps of 1µs
- Listen-only mode where remote entity creates SSI clock pulses
- Binary or Gray code data word decoding
- Odd, Even, or None parity
Additional information
Customer quote
"Up and running in less than a day!"
Darren Hartman,
HUSCO International
News
Automatic HDL code generation for Speedgoat's FPGA-based I/O modules for Real-Time Simulation and Testing on FPGAs
(08-April-2011) Read more
Performance real-time target machine now supports i5 multi-core CPUs with clock rates up to 3.6GHz
(08-April-2011) Read more
Mobile real-time target machine now supports dual-core CPUs with clock rates up 2.16GHz
(14-March-2011) Read more
New 18-bit analog input I/O module with up to 32 channels
(03-January-2011) Read more
MathWorks and Speedgoat launch xPC Target Turnkey solution(25-August-2010) Read more
Newsletter subscription